

FIG. 2

FIG. 2




FIG. 3

FIG. 3




FIG. 4








FIG. 7




FIG. 8

FIG. 8






FIG. 9

FIG. 9




FIG. 10

FIG. 10




FIG. 11

FIG. 11




FIG. 12

FIG. 12




FIG. 13




FIG. 14




FIG. 15




FIG. 16






FIG. 17





FIG. 18

FIG. 18



## REFERENCE NUMERALS IN THE DRAWINGS

- 1 CELL ARRAY
- 2 SENSE AMPLIFIER ROW
- 3 SUB-WORD DECODER ARRAY
- 4, 6 SWITCHER
- 5 SENSE AMPLIFIER
- 7 MEMRY CELL
- 8 SELECTION GATE
- 9 PROCESSOR ELEMENT
- 10 ARBITER CIRCUIT
- BL,XBL BIT LINE PAIRS
- DL,XDL FIRST DATA LINE PAIRS
- DB,XDB SECOND DATA LINE PAIRS
- Y,TG GATE SIGNAL
- SP,SN SENSE AMPLIFIER STARTING SIGNAL
- WL WORD LINE

T05250" E2249350